1–10GHz Inductorless Receiver in 0.13μm CMOS
نویسندگان
چکیده
In this paper, we describe an inductorless wideband radio receiver architecture from 1GHz to 10GHz. Two receiver RF frontends designs are presented and compared: a traditional inductor peaking LNA and mixer (IPLM) and a capacitive peaking LNA and mixer circuit (CPLM). Measurement results indicate that CPLM with the same bandwidth has better linearity, comparable noise figure and uses only 17% more power. The silicon area for the CPLM is only 22% of the IPLM. Both designs can be mated with an inductorless, ring-oscillator based, wide lock range and low power PLL also shown in this paper. Index Terms Inductorless, wideband, RF frontends, receiver
منابع مشابه
Inductorless CMOS Receiver Front-End Circuits for 10-Gb/s Optical Communications
In this paper, a 10-Gb/s inductorless CMOS receiver front end is presented, including a transimpedance amplifier and a limiting amplifier. The transimpedance amplifier incorporates Regulated Cascode (RGC), active-inductor peaking, and intersecting active feedback circuits to achieve a transimpedance gain of 56 dB and a bandwidth of 8.27 GHz with a power dissipation of 35 mW. The limiting amplif...
متن کاملA UWB CMOS 0.13µm low-noise amplifier with dual loop negative feedback
A Low-Noise Amplifier for ultra wide band (UWB) applications is presented. The use of a dual-loop negative feedback topology is advantageous, since it allows to achieve both impedance matching and a very low noise figure, and saves a lot of chip area as no bulky inductors are needed. A nullor and a resistive feedback network are employed, and the values of the feedback elements involved are def...
متن کاملA 1.4V 25mW Inductorless Wideband LNA in 0.13μm CMOS
In recent years, the wireless communication has evolved towards multi-function and multi-standard terminals. Reducing the number of external components and the reuse of both digital and RF functional blocks is a key feature when a single terminal has to process a multitude of standards with different data rates, modulation types, and frequency bands. Usually, the requirement for low-cost in con...
متن کاملA 1900MHz-Band GSM-Based Clock-Harvesting Receiver with -87dBm Sensitivity
A 0.13μm CMOS clock-harvesting receiver is presented which extracts a 21Hz clock embedded within the GSM standard for the wake-up of a wireless sensor network. In active mode, the receiver achieves -87dBm sensitivity with 57μs of jitter at the output while consuming 126μW. The receiver is optimized for heavy duty-cycling with a sleepmode power consumption of only 81pW. Index Terms — Analog inte...
متن کاملA 1mm2 1.3mW GSM/EDGE digital baseband receiver ASIC in 0.13 µm CMOS
This paper addresses complexity issues at algorithmic and architectural level of digital baseband receiver ASIC design for GSM/GPRS/EDGE, in order to reduce power and die area as desired for cellular applications. A 2.5G multimode architecture is implemented in 0.13μm CMOS technology occupying 1.0mm and dissipating only 1.3mW in fastest EDGE data transmission mode.
متن کامل